



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/526,009	02/25/2005	Akiyoshi Fujii	1248-0772PUS1	4652
2292	7590	10/02/2009	EXAMINER	
BIRCH STEWART KOLASCH & BIRCH			KALAM, ABUL	
PO BOX 747				
FALLS CHURCH, VA 22040-0747			ART UNIT	PAPER NUMBER
			2814	
			NOTIFICATION DATE	DELIVERY MODE
			10/02/2009	ELECTRONIC

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

mailroom@bskb.com

Office Action Summary	Application No.	Applicant(s)	
	10/526,009	FUJII ET AL.	
	Examiner	Art Unit	
	Abul Kalam	2814	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) Responsive to communication(s) filed on 30 July 2009.
- 2a) This action is **FINAL**. 2b) This action is non-final.
- 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) Claim(s) 1-6,9,10,26-29 and 34-38 is/are pending in the application.
- 4a) Of the above claim(s) 5,6,9 and 36-38 is/are withdrawn from consideration.
- 5) Claim(s) _____ is/are allowed.
- 6) Claim(s) 1-4,10,26-29,34 and 35 is/are rejected.
- 7) Claim(s) _____ is/are objected to.
- 8) Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) The specification is objected to by the Examiner.
- 10) The drawing(s) filed on _____ is/are: a) accepted or b) objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) All b) Some * c) None of:
1. Certified copies of the priority documents have been received.
 2. Certified copies of the priority documents have been received in Application No. _____.
 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413) |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date. _____ . |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08) | 5) <input type="checkbox"/> Notice of Informal Patent Application |
| Paper No(s)/Mail Date _____ . | 6) <input type="checkbox"/> Other: _____ . |

Continued Examination Under 37 CFR 1.114

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on July 30, 2009, has been entered.

Claim Objections

2. Claims 1 and 26 are objected to for the following grammatical errors:

In lines 2-4 of claims 1 and 26, the phrase "in which a semiconductor layer, is formed by etching a semiconductor film," should be amended to recite – in which a semiconductor layer, formed by etching a semiconductor film --.

Claim Rejections - 35 USC § 103

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

3. **Claims 1, 10 and 34** are rejected under 35 U.S.C. 103(a) as being unpatentable over Wong et al. (US 2004/0002225; newly cited, hereinafter, Wong).

With respect to **claim 1**, Wong teaches a TFT array substrate (**Fig. 7**), comprising:

a thin film transistor section (**¶ [0045]**) in which a gate electrode (**724**, **Fig. 7**) is formed on a substrate (**708**), and

a semiconductor layer (**732**, **Fig. 7**), formed by etching a semiconductor film after a mask material is dropped onto the semiconductor film (**¶ [0049]**), is formed on the gate electrode (**724**) separated by a gate insulation layer (**728**, **¶ [0048]**), wherein the semiconductor layer (**732**) having dimensions along a periphery defined as a result of being formed by dropping droplets of the mask material (**¶ [0045]-[0049], [0020]-[0030]**). Thus, Wong teaches all the limitations of the claim with the exception of explicitly disclosing "dropping a single droplet of the mask material." However, note the phrase, "dropping a single droplet of the mask material," is drawn to a "product by process" limitation. It has been held that a product by process claim is directed to the product *per se*, no matter how actually made. *In re Thorpe et al.*, 227 USPQ 964, (CAFC, 1985) and the related case law cited therein make it clear that it is the final product *per se* which must be determined in a "product by process" claim, and not the patentability of the process, and that, as here, an old or obvious product produced by a new method is not patentable as a product, whether claimed in "product by process" claims or not. As stated in Thorpe:

Even though product-by-process claims are limited by and defined by the process, determination of patentability is based on the product itself. *In re Brown*, 459 F.2d 531, 535, 173 USPQ 685, 688 (CCPA 1972); *In re Pilkington*, 411 F.2d 1345, 1348, 162 USPQ 145, 147 (CCPA 1969); *Buono v. Yankee Maid Dress Corp.*, 77 F.2d 274, 279, 26 USPQ 57, 61 (2d. Cir. 1935);

Furthermore, Wong discloses that the size of the droplets of the mask material may be adjusted depending on the desired size of the features (**¶ [0027]**), and thus, it would have been obvious for Wong to form a semiconductor layer having dimensions which are formed by a single droplet. Also, note the Applicant has not disclosed any criticality or unpredictable results to the claimed invention from using a single droplet of mask material rather than the multiple droplets taught by Wong.

Regarding **claim 10**, Wong discloses that liquid crystal displays comprising a TFT substrate was well known and conventional at the time of the invention (**¶ [0001]**). Furthermore, it has been held that a preamble is denied the effect of a limitation where the claim following the preamble is a self-contained description of the structure not depending for completeness upon the introductory clause. *Kropa v. Robie*, 88 USPQ 478 (CCPA 1951).

Regarding **claim 34**, Wong teaches an electronic device including the TFT array substrate as set forth in claim 1 (**¶ [0045]**). Regarding the limitation of an electronic device, it has been held that a preamble is denied the effect of a limitation where the claim following the preamble is a self-contained description of the structure not depending for completeness upon the introductory clause. *Kropa v. Robie*, 88 USPQ 478 (CCPA 1951).

4. **Claims 2-4** are rejected under 35 U.S.C. 103(a) as being unpatentable over Wong (cited above) in view of Kasahara et al. (US 6,822,701; hereinafter, Kasahara).

With respect to **claim 2**, Wong discloses all the limitations of claim, as set forth above in claim 1, including wherein the gate electrode (**724, Fig. 7**) in the thin film transistor section is a branch electrode which is branched out of a main line of the gate electrode (**¶ [0045]**: “**bottom gate electrode of the TFT**”). However, Wong does not explicitly disclose wherein the branch electrode has an open end protruded from an area for the semiconductor layer.

However, Kasahara discloses a thin film transistor array (**Fig. 3**) wherein the gate electrode (**220**) in the TFT section (**24**) is branch electrode that has an open end (**Fig. 3, "e"**) protruded from an area (**224A/224B**) of the semiconductor layer (**223, Fig. 2**).

Regarding **claim 3**, Kasahara also teaches wherein the branch electrode is arranged so that a portion protruded (**Fig. 3, "e"**) from the area for the semiconductor layer is smaller in width than a portion confined within the area (**224A/224B**) for the semiconductor layer.

Regarding **claim 4**, Kasahara also teaches wherein the thin film transistor section further includes a source electrode and a drain electrode (**221 and 222, Fig. 2**) on the semiconductor layer (**223**), and a channel section is formed between the source and drain electrodes (a channel is inherently formed between the source and drain), and the portion of the branch electrode (**Fig. 3, "e"**) protruded from the area for the semiconductor layer is formed in contact with one of the source and drain electrodes (**col. 14, Ins. 31-40**).

Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention, to combine the teaching of Kasahara and Wong, to form a thin film

transistor array wherein the gate electrode comprises a branch electrode with a protruded portion, for the purpose of improving the process of repairing defective pixels in a display device (**col. 16, Ins. 1-9**).

5. **Claims 26-29 and 35** are rejected under 35 U.S.C. 103(a) as being unpatentable over Yi et al. (US 6,909,477; newly cited, hereinafter, Yi) in view of Wong (cited above).

With respect to **claim 26**, Yi discloses a thin film transistor array substrate (**30**, **Fig. 3B**), comprising:

a thin film transistor array section (**Fig. 3A and 3B**) in which a gate electrode (**32**, **Fig. 3B**) is formed on a substrate (**30**), and in which a semiconductor layer (**36**) and a conductor layer (**38**) are formed on the gate electrode (**32**) separated by a gate insulation layer (**34**);

wherein the conductor layer (**38**, **Fig. 3B**) is formed in contact with the semiconductor layer (**36**) and one of source and drain electrodes (**40 and 42**) of the thin film transistor section, wherein the conductor layer (**38**) and the semiconductor layer (**36**) having substantially the same dimensions along their respective periphery (**Figs. 3A, 3B and 4B; col. 5, lines 10-16**).

Thus, Yi teaches all the limitations of the claim with the exception of disclosing wherein the semiconductor layer is formed by etching a semiconductor film after a mask material is dropped onto the semiconductor film; and wherein the conductor layer has a portion formed by dropping a droplet; and wherein the conductor layer and the

semiconductor layer have substantially the same dimensions along their periphery as a result of being formed by dropping a droplet.

However, Wong teaches a TFT array substrate (**FIG. 7**) wherein a semiconductor layer (**732, Fig. 7**) is formed by etching a semiconductor film after a mask material is dropped onto the semiconductor film (**¶ [0049]**); wherein the semiconductor layer (**732**) having dimensions along a periphery defined as a result of being formed by dropping droplets of the mask material; and wherein a conductor (**744**) has a portion formed by dropping a droplet (**¶ [0045]-[0049], [0020]-[0030]**).

Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention to incorporate the teaching of Wong into the invention of Yi, thereby forming the conductor layer and the semiconductor layer using printed masks formed by dropping a droplet, in place of conventional photolithography, for the disclosed purpose of reducing the size of features, such as the active layer, which are critical to the fabrication of thin film transistors.

Regarding **claim 27**, conductor layers such as Mo, W, Ag, Ta, Ti, and ITO are well known and conventional, and thus, would have been obvious to one of ordinary skill in the art at the time of the invention.

Regarding **claim 28**, Yi discloses wherein the source and drain electrodes are made of Al (**col. 5, lines 20-22**).

Regarding **claim 29**, Yi discloses a liquid crystal display device (**Fig. 3A**) including the TFT array substrate as set forth in claim 26.

Regarding claim 35, Yi discloses an electronic device (**Fig. 3A**) including the TFT array substrate as set forth in claim 26.

Response to Arguments

6. Applicant's arguments filed on July 30, 2009, have been considered but are moot in view of new grounds of rejection.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Abul Kalam whose telephone number is (571)272-8346.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Wael M. Fahmy can be reached on 571-272-1705. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/A. K./
Examiner, Art Unit 2814

/Wael M Fahmy/
Supervisory Patent Examiner, Art
Unit 2814

Application/Control Number: 10/526,009

Art Unit: 2814

Page 9